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ABSTRACT: The presence of a direct band gap1−4 and an
ultrathin form factor5 has caused a considerable interest in
two-dimensional (2D) semiconductors from the transition
metal dichalcogenides (TMD) family with molybdenum
disulﬁde (MoS2) being the most studied representative of
this family of materials. While diverse electronic elements,6,7
logic circuits,8,9 and optoelectronic devices12,13 have been
demonstrated using ultrathin MoS2, very little is known about
their performance at high frequencies where commercial
devices are expected to function. Here, we report on top-gated MoS2 transistors operating in the gigahertz range of frequencies.
Our devices show cutoﬀ frequencies reaching 6 GHz. The presence of a band gap also gives rise to current saturation,10 allowing
power and voltage gain, all in the gigahertz range. This shows that MoS2 could be an interesting material for realizing high-speed
ampliﬁers and logic circuits with device scaling expected to result in further improvement of performance. Our work represents
the ﬁrst step in the realization of high-frequency analog and digital circuits based on 2D semiconductors.
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The operating frequency of semiconductor devices hasincreased remarkably since the invention of the ﬁrst
transistor. By reducing the transistor’s critical dimensions, we
can at the same time reduce the electron transit time and the
gate capacitance that boosts the performance of transistors in
the high-frequency range. The next challenging step is to
reduce the device dimensions in the vertical direction to their
ultimate limit. For this purpose, nanoscale materials such as
carbon nanotubes (CNTs)11,12 and graphene13−15 have been
suggested. Theory predicts that CNTs operating in the ballistic
regime could provide a gain in the terahertz range.16 However,
their small size carries disadvantages, such as the large contact
resistance resulting in high device impedance, making it diﬃcult
to measure and integrate CNT-based devices with a standard
radio frequency (RF) setup.
Another candidate for future high-frequency devices is
graphene. Graphene shows large carrier mobility17 and
saturation velocity.18 Graphene ﬁeld-eﬀect transistors
(GFETs) have lower impedance compared to CNT-FETs,
making impedance matching a less sensitive issue in GFETs
than in CNT-FETs. The other important advantage of
graphene compared to CNTs lies in its two-dimensional
(2D) nature and high mobility that results in large trans-
conductance gm and intrinsic cutoﬀ frequency f T,
13,19,20 the
frequency at which current gain becomes unity.
Power and voltage ampliﬁcation are also important transistor
applications in electronic circuits. The maximum frequency of
oscillation fmax is the frequency at which the power gain equals
unity. In high-performance voltage and power ampliﬁers, fmax
should be as high as possible. In the case of RF-GFETs, fmax still
remains lower than the current gain cutoﬀ frequency f T
19,20
because it is relatively diﬃcult to achieve saturation in graphene
FETs due to the absence of a band gap. In devices that lack
saturation in drain current, this results in high values of drain
conductance gds and limited voltage gain Av = gm/gds.
Other 2D materials such as for example molybdenum
disulﬁde (MoS2) could be interesting for applications in RF
electronics, especially in high-frequency digital electronics
where voltage gain higher than 1 is desired. MoS2 is a
semiconductor from the family of transition-metal dichalcoge-
nide (TMD) materials with the common formula MX2, where
M represents a transition metal (M = Mo,W, Nb, Ta, Ti, or Re)
and X stands for either Se, S, or Te. MoS2 has a bandgap and
unique valley21,22 and spin properties as well as remarkable
properties for new electronic and optoelectronic applications.23
In contrast to graphene, which is a semimetal, MoS2 is a 2D
semiconductor with an electronic structure dependent on its
thickness.1−4 First, locally gated FETs based on monolayers of
MoS2
24 were shown to have room-temperature current on/oﬀ
ratio higher than 108. Monolayer MoS2 also shows voltage
gain25 larger than 10, due to its natural band gap, high intrinsic
transconductance and drain-source current saturation.10 The
combination of all these properties makes MoS2 attractive for
high-frequency applications. Self-consistent ballistic quantum
transport simulations, independent of mobility values, show
that cutoﬀ frequencies well above 100 GHz could be possible
for MoS2 transistors with channel lengths of Lg ∼ 15 nm,
operating in the ballistic limit.26 In addition, large-area MoS2
can be prepared using either liquid-phase exfoliation27 or CVD
growth.28−30
Received: July 25, 2014
Revised: September 10, 2014
Letter
pubs.acs.org/NanoLett
© XXXX American Chemical Society A dx.doi.org/10.1021/nl5028638 | Nano Lett. XXXX, XXX, XXX−XXX
Here, we characterize top-gated MoS2 FETs in the high-
frequency range. The current gain of MoS2 FETs decreases
with increasing frequency and shows the typical 1/f depend-
ence for diﬀerent thicknesses of 2D MoS2 crystals. We realized
MoS2 FETs with a maximum transconductance gm = 54 μS/μm,
the highest transconductance in MoS2 transistors reported up
to date,10 and showing current saturation. The highest intrinsic
cutoﬀ frequency f T derived from the measured scattering
parameters is 6 GHz and presents a strong dependence on the
bias voltage, gate voltage, and material thickness. MoS2 RF
transistors also show a voltage gain higher than 1 and a
maximum frequency of oscillation comparable to the cutoﬀ
frequency, reaching fmax = 8.2 GHz, which makes MoS2
interesting for high-frequency logic circuits and ampliﬁers.
Our MoS2 FETs are fabricated from MoS2 exfoliated onto a
highly resistive intrinsic Si substrate covered with 270 nm thick
SiO2.
31 Figure 1 shows the device layout of a MoS2 FET with
probe pads in the ground−signal−ground conﬁguration (GSG)
designed for high-frequency measurements. We have fabricated
RF transistors based on 1L-MoS2, 2L-MoS2, 3L-MoS2, and
multilayer (5 nm thick) MoS2 crystals shown in Figure 1b.
Electrical contacts were patterned using electron-beam
lithography and by depositing 90 nm thick gold electrodes.
This was followed by an annealing step at 200 °C in order to
remove resist residue and decrease the contact resistance.
Atomic layer deposition (ALD) was used to deposit a 30 nm
thick layer of high-κ dielectric HfO2. Local top gates for
controlling the current in the two branches were fabricated
using another e-beam lithography step followed by evaporation
of 10 nm/50 nm of Cr/Au. All of our devices had a gate length
Lg = 240 nm with the underlap region 50 nm long on both
sides of the gate electrode. Channel widths are in the 9−21.5
μm range due to the stochastic nature of the MoS2 exfoliation
process.
Transfer and output characteristics of 1L-MoS2 and 3L-MoS2
FETs are shown in Figure 2. All our devices show
transconductance typical of n-type semiconductors with on-
state current reaching ∼300 μA/μm for Vds = 2 V and gate
voltage Vtg = 10 V in the case of monolayer MoS2. The
dielectric constant of 30 nm HfO2 deposited at 200 °C is 14,
probably due to surface impurities trapped between the HfO2
and MoS2 layer. From the Ids−Vtg characteristic of our devices,
we extract estimates for the ﬁeld eﬀect mobility and contact
resistance μFE = 85 cm
2/(V s) and Rc = 2.0 kΩ·μm for the case
of the monolayer device and μFE = 51 cm
2/(V s) and Rc = 3.1
kΩ·μm for the trilayer device (Figure S1 in Supporting
Information).
One of the most important parameters aﬀecting the high-
frequency performance of transistors is the transconductance gm
= dIds/dVtg, shown in the insets of Figure 2a,b. The magnitude
of gm drastically rises when increasing Vds in the range from 100
mV to 1.5 V for 1L-MoS2 and from 100 mV to 2 V for 3L-
MoS2, reaching a maximum of ∼44 μS/μm for the single-layer
and ∼54 μS/μm for the trilayer device. These values are
comparable to those reported for the ﬁrst graphene RF
devices13 and are desirable for achieving high-frequency
operation. Our devices can also easily achieve saturation.
Figure 2c,d show the Ids-Vds characteristics of two MoS2 devices
with a diﬀerent number of layers. We measure very low values
for the channel conductance gds, reaching values as low as ∼3
μS/μm in the trilayer device at Vds = 3 V and Vtg = 4 V.
One of the main ﬁgures of merit to estimate the performance
of radio frequency devices is the cutoﬀ frequency f T, the
frequency at which the current gain becomes unity32
Figure 1. MoS2-based high-frequency transistors. (a) Optical image of
the device layout with ground−signal−ground pads for the drain and
the gate on intrinsic Si substrate covered with a 270 nm thick SiO2
layer. The inset shows the magniﬁed optical image of the coplanar
waveguide with the gate length Lg = 240 nm. The total channel length
is 340 nm. Underlap regions are 50 nm long. (b) Optical images of 1L-
MoS2, 2L-MoS2, 3L-MoS2, and multilayer (5 nm thick) MoS2.
Transistors are fabricated on top of regions with uniform crystal
thickness. Scale bar is 10 μm long. (c) Schematic cross-sectional view
of the RF-MoS2 transistor.
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where gm is the intrinsic transconductance, Cgs is the gate-
source capacitance, Cgd is the gate-drain capacitance, gds is the
drain conductance, and Rs and Rd are the source and drain
series resistances, respectively.
To probe the intrinsic performance of MoS2 FETs in the RF
range of operation, we measure the scattering S-parameters
describing our devices using a vector network analyzer and
perform standard calibration using dummy OPEN and SHORT
structures33 with the purpose of de-embedding the inﬂuence of
the parasitic gate capacitance and resistance due to contact pads
and device connections. These structures were fabricated with
the same layout as the MoS2 FETs and produced in the same
fabrication run on intrinsic Si substrates, Supporting
Information Figure S3. The intrinsic cutoﬀ frequency obtained
in this way is related to the carrier transit time between the
source and drain terminals. We analyzed FETs based on 1L-
MoS2, 2L-MoS2, and 3L-MoS2 as well as multilayer MoS2 stacks
with thicknesses of ∼5 nm. All the devices have a 240 nm gate
length, total channel length of 340 nm, and a 30 nm thick layer
of HfO2 acting as the gate dielectric.
Figure 3 shows the short-circuit current gain (the ratio of
small-signal drain and gate currents) h21 as a function of
frequency for diﬀerent thicknesses of exfoliated MoS2, before
and after de-embedding. We operated our devices under bias
and gate voltages Vds and Vtg where they showed the highest
intrinsic transconductance. We attribute the signiﬁcant noise in
the low-frequency characteristics to the large impedance
mismatch between our devices and the test setup. The current
gain H21 decreases with increasing frequency. All our devices
showed f T higher than 1 GHz after de-embedding. For 1L-
MoS2, we obtain a cutoﬀ frequency f T = 2 GHz for Vds = 2 V
and Vtg = −3 V. We record the highest cutoﬀ frequency for
trilayer MoS2 with f T = 6 GHz for Vds = 2.5 V and Vtg = −1.5 V.
To estimate the value of f T independently, we also used the
Gummel’s method34,35 with results shown on Supporting
Information Figure S2. The cutoﬀ frequencies obtained from
intercept of the 1/f dependence and Gummel’s method are
closely matched.
Figure 4 represents the behavior of the cutoﬀ frequency as a
function of the number of layers of MoS2 FETs. We see a rise
of the cutoﬀ frequency with increasing number of layers from
1L-MoS2 to 3L-MoS2, while the 5 nm thick multilayer MoS2
devices shows no improvement in performance over the trilayer
device. Possible reasons for this could include a lower contact
resistance in the case of the trilayer device and longer collision-
free paths for the trilayer device as indicated by the more
Figure 2. DC output characteristics of MoS2 RF transistors. (a) Transfer characteristic for 1L-MoS2 FET under the applied drain voltage in the range
from Vds = 0.1−2 V with a step of 0.5 V. (b) Transfer characteristic for 3L-MoS2 FET under the applied drain voltage in the range from Vds = 0.1−
2.5 V with a step of 0.5 V. Insets in panels a and b show the transconductance of 1L-MoS2 and 3L-MoS2 derived from Ids−Vtg characteristics. (c) The
drain current Ids as a function of bias voltage Vds measured for diﬀerent top−gate voltages in the case of a device based on single-layer MoS2. The
top-gate voltage varies from −7 to 7 V with a step of 0.5 V. (d) The drain current Ids as a function of bias voltage Vds for the 3L-MoS2 device,
measured for diﬀerent top−gate voltages. The gate voltage varies from −4 to 4 V with a step of 0.5 V.
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pronounced saturation behavior in the trilayer device when
compared to the monolayer device.
Because the intrinsic cutoﬀ frequency is mostly determined
by the minimum time required for charge carriers to travel
across the channel, decreasing the length of the semiconducting
channel and the gate length are expected to result in increased
cutoﬀ frequency of FETs as reported for RF GFET
devices.13,35−37 Because the cutoﬀ frequency f T is proportional
to transconductance gm, which in turn is proportional to the
ﬁeld-eﬀect mobility μFE, improving the mobility of the material
by removing the adsorbates,38 removing intrinsic defects and
reducing the temperature should result in further improve-
ments to the cutoﬀ frequency.
In addition to current gain, transistors for high-frequency
logic circuits and ampliﬁers should also show voltage and power
gains characterized by the maximum frequency of oscillation
fmax. This is the frequency at which the power gain is equal to 1.
Just as f T, fmax can be expressed by following the equation for
ﬁeld-eﬀect transistors39
π
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ds g S T g g
where gds is the drain diﬀerential conductance, Rs is the source
resistance, Cgd is the gate to drain capacitance, and Rg is the gate
resistance, which mainly depends on the gate thickness and
area.
In Figure 5, we plot Mason’s unilateral power gain U as a
function of frequency for two MoS2 devices. This ﬁgure of
merit is useful for describing the quality of three-terminal
devices and is the highest possible gain obtained by
unilateralizing the two-port network with lossless feedback.
For active devices, the quantity U is higher than 1 and fmax
corresponds to the frequency at which U = 1 (U = 0 dB). As
Figure 3. RF performance analysis for devices based on exfoliated MoS2. Small-signal current gain h21 as a function of frequency for devices based on
2D MoS2 crystals with diﬀerent thicknesses with and without deembedding. (a) Single-layer MoS2 with the cutoﬀ frequency f T = 2 GHz (b), bilayer
MoS2 with f T = 3 GHz at applied Vds = 2 V and Vtg = −1.3 V. (c) Trilayer MoS2 with f T = 6 GHz and (d) multilayer MoS2 with f T = 5.5 GHz at
applied Vds = 2.5 V and Vtg = −1 V. The current gain h21 decreases with increasing frequency, following the −20 dB/dec slope expected for
conventional FETs.
Figure 4. Summary of the RF performance of MoS2 devices. (a)
Intrinsic cutoﬀ frequency f T as a function of the number of layers of
MoS2 transistors for four diﬀerent samples with Lg = 200 nm. Highest
cutoﬀ frequency is observed for the trilayer transistor.
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shown in Figure 5a, we obtain fmax = 2.2 GHz for single-layer
MoS2 with 240 nm gate length. For trilayer MoS2, we obtained
fmax = 8.2 GHz, Figure 5b, similar to high-end RF FETs based
on epitaxial graphene.15 This result shows that MoS2 could be
interesting for high-frequency ampliﬁers. We also extract the
intrinsic voltage gain Av = gm/gds for the same set of devices by
converting the scattering S-parameters to impedance Z-
parameters where Av = Z21/Z11.
39 The results are presented
in Figure 5c,d for our MoS2 FETs. At 200 MHz, Av is equal to
1.9 (5.5 dB) and is twice as high as in state-of-the-art RF-
GFETs with equivalent gate oxide thickness and similar gate
lengths.37 Further device scaling is expected to improve all the
operating parameters described here. Improvements in the
voltage gain can be expected from decreasing the oxide
thickness, resulting in better electrostatic control over the
semiconducting channel. Reducing the gate length and
improving the semiconducting channel mobility is expected
to result in increased cutoﬀ frequency f T, while the maximum
frequency of oscillation fmax can be increased by reducing the
parasitic eﬀects due to the layout, capacitance, gate, and contact
resistance.
In conclusion, we have characterized the high-frequency
operation of top-gated MoS2 transistors with a 240 nm gate
length. Our MoS2 RF-FETs show an intrinsic transconductance
higher than 50 μS/μm, saturation of drain-source current, and a
voltage gain higher than 1. These features allow the operation
of MoS2 transistors in the gigahertz range of frequencies. Our
devices show cutoﬀ frequencies as high as 6 GHz and are able
to not only amplify current in this frequency range but also
power and voltage with the maximum frequency of oscillation
fmax = 8.2 GHz. These features show that MoS2 and other 2D
TMD semiconductors can be used to fabricate transistors that
operate at gigahertz frequencies. Further improvements in
device geometry and material processing are possible and will
help realize the full potential of 2D semiconductors for low-cost
and ﬂexible high-frequency analog current and voltage
ampliﬁers as well as high-frequency logic circuits.
Materials and Methods. Device characterization is
performed at room temperature in an RF probe station
(Cascade Microtech). Direct current (dc) and alternating
current (ac) voltages are applied using bias tees connected to
each probe head. The dc currents are measured using an
Agilent B2912A parameter analyzer. The ac excitations and
subsequent S-parameter measurements are performed using an
Agilent N5224A vector-network analyzer (VNA). High-
frequency S-parameter characterization was carried out in the
0.2−5 GHz frequency range. The two VNA ports are
connected to the sample’s source and drain electrode via the
bias-tees and probe heads. The probe system was calibrated
before the measurements of the device under test (DUT) in
order to take into account any spurious contribution of
connectors, cables, and the electrical environment of the DUT
and to subtract it from the measured signal. This is done ﬁrst by
means of a calibration pad and in the second step using a set of
dummy structures. The system was calibrated using the line−
reﬂect−reﬂect−match method for the required frequency range
Figure 5. Power and voltage gain analysis for devices based on exfoliated MoS2. (a) Mason’s unilateral gain U as a function of frequency for the
monolayer MoS2 device. Maximum frequency of oscillation fmax = 2.2 GHz is extracted at the point where power gain reaches unity. (b) Same as in
part a but for a trilayer device, resulting in fmax = 8.2 GHz. (c) Voltage gain |Z21/Z11| as a function of frequency for the monolayer MoS2 device
showing gain higher than 1 up to 5 GHz. (d) Dependence of the voltage gain on frequency for the trilayer device.
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and at low input power (typically −27 dBm) using a standard
CSR-8 substrate. On-chip OPEN and SHORT structures with
exact design layout of the devices were used to de-embed the
parasitic eﬀects such as pad capacitance and interconnection
resistance with the purpose to obtain the intrinsic RF
performance. OPEN dummy structures are used to cancel the
inﬂuence of the capacitive coupling between the electrodes.
SHORT dummy structures are used to cancel the series
resistance from the leads and contact resistance between probe
tips and landing pads.
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1. Device fabrication 
Top-gated MoS2 transistors were fabricated starting with the adhesive-tape based 
micromechanical cleavage of commercially available, naturally occurring crystals of 
molybdenite using the method previously developed for graphene fabrication.
1
 The 
adhesive tape with ultrathin crystals is pressed against the surface of a substrate 
composed of intrinsic Si with 270 nm of SiO2. The substrate is imaged using an optical 
microscope (Olympus BX51M) equipped with a color camera. We have previously 
established the correlation between the optical contrast and thickness as measured by 
AFM for a number of dichalcogenide materials, including MoS2.
2
 We investigate the RF 
operation of MoS2 in the GHz range for different thicknesses of the material.  
 
2. Field-effect effective mobility and contact resistance 
The particular contact geometry dictated by the need to interface RF transistors 
with the network analyzer and RF probes prohibits the fabrication of four or six contact 
devices, necessary to accurately measure the contact resistance and field-effect mobility 
in our devices.  The presence of an underlap region is also expected to result in a 
relatively high value of the contact resistance which would dramatically underestimate 
the mobility extracted using the conventional two-contact field-effect mobility 
expression. 
We can however, give an estimate of these quantities, based on a simple model 
where the source-drain current Ids in a field-effect transistor is given by the following 
expression: 
   2ds FE ox tg T ds ds c
g
W
I C V V V I R
L
    (1) 
Where of µFE is the field-effect effective mobility, Cox the gate capacitance, W the 
channel width, Lg the gate length, Vtg the top-gate voltage and VT the threshold voltage. 
Vds is the drain-source bias voltage while -2IdsRc is its reduction due to voltage drop on 
the contact resistance Rc. In this picture, the contact resistance corresponds to the in-
series resistance of a single metal/MoS2 junction and the ungated region of the MoS2 
   
 
 
 
2 
channel next to it. Because of the absence of a back-gate, we can neglect the variation of 
Rc with the gate voltage. We also neglect the variation of µFE with the gate voltage. 
 
We can rewrite equation (1) as: 
 
 
 
2
ds
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g
c
FE ox tg T
V
I
L
R
C W V V



 (2) 
 
and fit the Ids - Vtg curves as shown on Figure S1. We restrict the fit to regions of Vtg 
where the curve shows a substantial deviation from a linear behavior, indicating a 
significant influence of the contact resistance. Previous measurements have shown that 
at these doping levels, the mobility of MoS2 is not dependent on charge density.
3
   
Using this model, we extract estimates for the field effect mobility and contact 
resistance µFE = 85 cm
2
/Vs and Rc = 2.0 kΩ·µm for the case of the monolayer device and 
µFE = 51 cm
2
/Vs and Rc = 3.1 kΩ·µm for the trilayer device.  
 
3. Cut-off frequency extraction using the Gummel’s method 
Gummel’s method of extracting the cut-off frequency fT offers a very useful 
verification of fT values since it relies on lower frequency measurements.
4
 The method is 
based on the common-emitter current gain transfer function and the quasi-static 
definition for fT:  
 
 
21
21
21
( 0)
( )
1 ( 0)
T
h f
h f
f
jh f
f


 
 (3) 
 
Together with the realization that the best line-fit through Im[1/h21( f )] for low values of 
f yields a slope equal to 1/fT . Figure S2 shows the results for our devices, resulting in fT 
values in agreement with those presented in the main manuscript. 
 
 
Fig. S1. Mobility and contact resistance extraction from the transfer characteristics of (a) monolayer and 
(b) trilayer MoS2 field-effect transistors.  For both cases, Vds = 0.1V, κ = 14, dielectric thickness is 30 nm 
and channel length Lg = 240 nm. Channel width is W = 9 µm for the monolayer and  
W = 21.5 µm for the trilayer device. 
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Fig. S2. Gummel’s method. (a) The cut-off frequency for the monolayer MoS2 FET extracted using the 
Gummel’s method is 2 GHz. (b) Gummel’s method results in fT = 3GHz for the bilayer device. (c) The 
cut-off frequency for trilayer MoS2 FET obtained using the Gummel’s method is 6 GHz. (d) The cut-off 
frequency for multilayer MoS2 FET extracted with Gummel’s method is 5.5 GHz. 
 
4. Structures used for parameter de-embedding 
In our work, we performed an OPEN/SHORT de-embedding procedure to remove 
the influence of gate capacitance and resistance due to contact pads and device 
connections. Figure S3 presents the OPEN and SHORT structures used for de-
embedding. They were fabricated together with the device under test (DUT) with the 
same geometry. 
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Fig. S3. Schematic images of OPEN and SHORT structures used for the de-embedding procedure. Lower 
panels: magnified view of the middle portion of the device. The de-embedding procedure subtracts the 
effect of the pads and reveals the intrinsic behavior of the device in the active area. 
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